

# UNITED STATES PATENT AND TRADEMARK OFFICE

li

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.	
10/681,414	10/08/2003	Ebrahim Abedifard	400.241US01 7409		
27073 75	90 05/23/2005		EXAMINER		
LEFFERT JAY & POLGLAZE, P.A.			LE, THONG QUOC		
P.O. BOX 5810 MINNEAPOLI	09 S, MN 55458-1009		ART UNIT	PAPER NUMBER	
·			2827		
· ·			DATE MAILED: 05/23/2005		

Please find below and/or attached an Office communication concerning this application or proceeding.

	Applic	ation No.	Applicant(s)	<del></del>			
Office Action Summary		1,414	ABEDIFARD, EBRAHIM				
		ner	Art Unit				
	Thong		2827				
The MAILING DATE of this communication appears on the cover sheet with the correspondence address Period for Reply							
A SHORTENED STATUTORY PERIO THE MAILING DATE OF THIS COMM  - Extensions of time may be available under the provi after SIX (6) MONTHS from the mailing date of this  - If the period for reply specified above is less than th  - If NO period for reply is specified above, the maxim  - Failure to reply within the set or extended period for Any reply received by the Office later than three mo earned patent term adjustment. See 37 CFR 1.704	UNICATION. sions of 37 CFR 1.136(a). In no communication. rty (30) days, a reply within the im statutory period will apply ar reply will, by statute, cause the oths after the mailing date of thi	o event, however, may a reply be tin statutory minimum of thirty (30) day nd will expire SIX (6) MONTHS from application to become ABANDONE	nely filed  s will be considered timely. the mailing date of this comn D (35 U.S.C. § 133).	nunication.			
Status			·	•			
1) Responsive to communication(s	) filed on						
2a) This action is <b>FINAL</b> .	2b)⊠ This action i	is non-final.					
, —	Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under <i>Ex parte Quayle</i> , 1935 C.D. 11, 453 O.G. 213.						
Disposition of Claims							
<ul> <li>4) Claim(s) 9-11 and 13-22 is/are pending in the application.</li> <li>4a) Of the above claim(s) is/are withdrawn from consideration.</li> <li>5) Claim(s) 18-21 is/are allowed.</li> <li>6) Claim(s) 9,13,16,17 and 22 is/are rejected.</li> <li>7) Claim(s) 10,11,14 and 15 is/are objected to.</li> <li>8) Claim(s) are subject to restriction and/or election requirement.</li> </ul>							
Application Papers							
9)☐ The specification is objected to b	y the Examiner.						
10) The drawing(s) filed on is/are: a) accepted or b) objected to by the Examiner.							
	Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).						
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).  11) The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.							
Priority under 35 U.S.C. § 119			·				
<ul> <li>12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).</li> <li>a) All b) Some * c) None of:</li> <li>1. Certified copies of the priority documents have been received.</li> <li>2. Certified copies of the priority documents have been received in Application No.</li> <li>3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).</li> <li>* See the attached detailed Office action for a list of the certified copies not received.</li> </ul>							
Attachment(s)  1) Notice of References Cited (PTO-892)  2) Notice of Draftsperson's Patent Drawing Revi  3) Information Disclosure Statement(s) (PTO-14 Paper No(s)/Mail Date		4) Interview Summary Paper No(s)/Mail D 5) Notice of Informal 8 6) Other:	ate	52)			

Application/Control Number: 10/681,414 Page 2

Art Unit: 2827

#### **DETAILED ACTION**

1. Amendment filed on 04/18/2005 has been entered.

2. Claims 9-11,13-22 are presented for examination.

#### Response to Arguments

3. Applicant's arguments with respect to claims 1-22 have been considered but are moot in view of the new ground(s) of rejection.

## Claim Rejections - 35 USC § 102

4. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

(e) the invention was described in a patent granted on an application for patent by another filed in the United States before the invention thereof by the applicant for patent, or on an international application by another who has fulfilled the requirements of paragraphs (1), (2), and (4) of section 371(c) of this title before the invention thereof by the applicant for patent.

The changes made to 35 U.S.C. 102(e) by the American Inventors Protection Act of 1999 (AIPA) and the Intellectual Property and High Technology Technical Amendments Act of 2002 do not apply when the reference is a U.S. patent resulting directly or indirectly from an international application filed before November 29, 2000. Therefore, the prior art date of the reference is determined under 35 U.S.C. 102(e) prior to the amendment by the AIPA (pre-AIPA 35 U.S.C. 102(e)).

5. Claims 9,13,16-17,22 are rejected under 35 U.S.C. 102(e) as being anticipated by Nagata (U.S. Patent No. 6,486,023).

Application/Control Number: 10/681,414

Art Unit: 2827

Regarding claim 9, Nagata discloses a flash memory device (Figure 1a) comprising:

a plurality of n-wells (Figure 2, 34) comprising an n-type conductivity material; a plurality of p-wells (Figure 3, 42) comprising a p-type conductivity material, each p-well located within an n-well (Figure 3, p-well 42 in n-well 34);

a plurality of flash memory array blocks (Figure 1b), each comprising a plurality of flash memory cells arranged in rows that are coupled together by wordlines (WL), each flash memory array block located within a different p-well of the plurality of p-wells (Figure 3, 38); and a row decoder (Figure 1a, 26) coupled to the plurality of memory array blocks through the wordlines, external address signals coupled to the row decoder such that a wordline is selected in response to the address signals (Figure 1a).

Regarding claims 13, 16-17, 22, Nagata discloses a flash memory device (Figure 1a) comprising:

a processor that controls operation of the electronic system and generates address signals (Figure 1a, ADDRESS SIGNALS); and

a flash memory device (Figure 1a, 12) coupled to the processor, comprising:

a plurality of lower wells comprising a first conductivity material (Figure 2, 32);

a plurality of isolation wells (Figure 3, 34) comprising a second conductivity material, each isolation well located within a lower well (Figure 2);

a plurality of flash memory array blocks (Figure 3, 38), each comprising a plurality of flash memory cells (Column 3, lines 25-30) arranged in rows that are coupled together by wordlines (Figure 1b, WL), each flash memory array block located within a

Application/Control Number: 10/681,414

Art Unit: 2827

different isolation well of the plurality of isolation wells (Figure 3); and a row decoder (Figure 1a, 26) coupled to the plurality of memory any blocks through the wordlines, external address signals coupled to the row decoder such that a wordline is selected in response to the address signals (Figure 1a).

### Allowable Subject Matter

6. Claims 10-11, 14-15 are objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims.

Claims 10-11,14-15 include allowable subject matter since the prior art made of record and considered pertinent to the applicant's disclosure does not teach or suggest the claimed limitations. Nagata (U.S. Patent No. 6,486,023), and others, does not teach the claimed invention having a voltage of 0V is applied to the n- well and a voltage of - 5V is applied to the p-well of an unselected flash memory array block during an erase operation, and a voltage of 5V is applied to the n- well and a voltage of 5V is applied to the p-well of an unselected flash memory array block during a program operation as claims 10-11 disclose.

Claims 18-21 are allowed.

Claims 18-21 include allowable subject matter since the prior art made of record and considered pertinent to the applicant's disclosure does not teach or suggest the claimed limitations. Nagata (U.S. Patent No. 6,486,023), and others, does not teach the

Application/Control Number: 10/681,414 Page 5

Art Unit: 2827

claimed invention having a method for programming and erasing for a memory device as claims 18-21 disclose.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Thong Q. Le whose telephone number is 571-272-1783. The examiner can normally be reached on 8:00am-5:00pm M-F.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Hoai V. Ho can be reached on 571-272-1777. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Thong Q. Le Primary Examiner Art Unit 2827

THONG LET PRIMARY EXAMINER